Self-aligned wafer-level integration technology with an embedded faraday cage for substrate crosstalk suppression

نویسندگان

  • Hasan Sharifi
  • Saeed Mohammadi
چکیده

A modification to a recently developed chip/wafer integration technology has proven to be very effective in suppressing the substrate crosstalk for mixed signal systems. In this implementation, analog and digital chips are fabricated on separate dies, and then integrated on a single Si substrate using a Self-Aligned Wafer-Level Integration Technology. A truly grounded faraday-cage structure is realized by sidewall metallization around each die resulting in an ultimate substrate noise reduction. Any planar chip with any thickness can be used in this technology. Simulation and measurement results show that when a high-resistivity silicon substrate as an integration medium is used along with grounded faraday cage, substrate coupling is suppressed to less than 60 dB for frequencies up to 25 GHz. For a low-resistivity silicon substrate, the substrate coupling is a dominant mechanism in generating mixed-signal noise, however, when sidewall metallization as faraday cage is utilized, the substrate coupling is reduced by at least 20 dB for frequencies below 25 GHz. The substrate noise suppression is higher than 35 dB for frequencies below 2 GHz. To our knowledge, these are the best values reported for isolation improvement of thick silicon substrates at microwave frequencies. © 2008 Wiley Periodicals, Inc. Microwave Opt Technol Lett 50: 829–832, 2008; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop. 23207

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design and modeling of Faraday cages for substrate noise isolation

A Faraday cage structure using through-substrate vias is an effective strategy to suppress substrate crosstalk, particularly at high frequencies. Faraday cages can reduce substrate noise by 32 dB at 10 GHz, and 26 dB at 50 GHz. We have developed lumped-element, equivalent circuit models of the Faraday cages and test structures to better understand the performance of the Faraday cages. These mod...

متن کامل

Study of Ni Metallization in Macroporous Si Using Wet Chemistry for Radio Frequency Cross-Talk Isolation in Mixed Signal Integrated Circuits

A highly conductive moat or Faraday cage of through-the-wafer thickness in Si substrate was proposed to be effective in shielding electromagnetic interference thereby reducing radio frequency (RF) cross-talk in high performance mixed signal integrated circuits. Such a structure was realized by metallization of selected ultra-high-aspect-ratio macroporous regions that were electrochemically etch...

متن کامل

Faraday cage angled-etching of nanostructures in bulk dielectrics

For many emerging optoelectronic materials, heteroepitaxial growth techniques do not offer the same high material quality afforded by bulk, single-crystal growth. However, the need for optical, electrical, or mechanical isolation at the nanoscale level often necessitates the use of a dissimilar substrate, upon which the active device layer stands. Faraday cage angled-etching (FCAE) obviates the...

متن کامل

Mode Conversion in SiO2/ZrO2 Layer Doped with Magnetic CoFe2O4 Nanoparticles

This paper describes the TE-TM mode conversion in a magneto-optical layer made by a SiO2/ZrO2 layer doped with magnetic CoFe2O4 nanoparticles. The mode conversion is caused by the Faraday rotation if the magnetization is aligned along the z-axis, parallel to mode propagation. The properties of this phenomenon are simulated using the full-vectorial beam propagation method (BPM). The simulation r...

متن کامل

Implementation of silicon-on-glass MEMS devices with embedded through-wafer silicon vias using the glass reflow process for wafer-level packaging and 3D chip integration

This study presents a novel system architecture to implement silicon-on-glass (SOG) MEMS devices on Si–glass compound substrate with embedded silicon vias. Thus, the 3D integration of MEMS devices can be accomplished by means of through-wafer silicon vias. The silicon vias connecting to the pads of devices are embedded inside the Pyrex glass. Parasitic capacitance for both vias and microstructu...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2014